

Dual 64-/256-Position I²C[®] Nonvolatile Memory Digital Potentiometers

AD5251/AD5252

FEATURES

AD5251: Dual 64-position resolution AD5252: Dual 256-position resolution 1 kΩ, 10 kΩ, 50 kΩ, 100 kΩ Nonvolatile memory¹ stores wiper setting w/write protection Power-on refreshed with EEMEM settings in 300 µs typ EEMEM rewrite time = 540 μ s typ Resistance tolerance stored in nonvolatile memory 12 extra bytes in EEMEM for user-defined information I²C-compatible serial interface Direct read/write access of RDAC² and EEMEM registers Predefined linear increment/decrement commands Predefined ±6 dB step change commands Synchronous or asynchronous dual-channel update Wiper setting readback 4 MHz bandwidth—1 kΩ version Single supply 2.7 V to 5.5 V Dual supply ±2.25 V to ±2.75 V 2 slave address decoding bits allow operation of 4 devices 100-year typical data retention, $T_A = 55^{\circ}C$ Operating temperature: -40°C to +85°C


APPLICATIONS

Mechanical potentiometer replacement General-purpose DAC replacement LCD panel V_{COM} adjustment White LED brightness adjustment RF base station power amp bias control Programmable gain and offset control Programmable voltage-to-current conversion Programmable power supply Sensor calibrations

GENERAL DESCRIPTION

The AD5251/AD5252 are dual-channel, I²C, nonvolatile memory, digitally controlled potentiometers with 64/256 positions, respectively. These devices perform the same electronic adjustment functions as mechanical potentiometers, trimmers, and variable resistors. The parts' versatile programmability allows multiple modes of operation, including read/write access in the RDAC and EEMEM registers, increment/decrement of resistance, resistance changes in ±6 dB scales, wiper setting readback, and extra EEMEM for storing user-defined information, such as memory data for other components, look-up table, or system identification information.

FUNCTIONAL BLOCK DIAGRAM



The AD5251/AD5252 allow the host I²C controllers to write any of the 64-/256-step wiper settings in the RDAC registers and store them in the EEMEM. Once the settings are stored, they are restored automatically to the RDAC registers at system power-on; the settings can also be restored dynamically.

The AD5251/AD5252 provide additional increment, decrement, +6 dB step change, and -6 dB step change in synchronous or asynchronous channel update mode. The increment and decrement functions allow stepwise linear adjustments, with a \pm 6 dB step change equivalent to doubling or halving the RDAC wiper setting. These functions are useful for steep-slope, nonlinear adjustments, such as white LED brightness and audio volume control.

The AD5251/AD5252 have a patented resistance-tolerance storing function that allows the user to access the EEMEM and obtain the absolute end-to-end resistance values of the RDACs for precision applications.

The AD5251/AD5252 are available in TSSOP-14 packages in 1 k Ω , 10 k Ω , 50 k Ω , and 100 k Ω options. All parts are guaranteed to operate over the –40°C to +85°C extended industrial temperature range.

¹ The terms *nonvolatile memory* and *EEMEM* are used interchangeably. ² The terms *digital potentiometer* and *RDAC* are used interchangeably.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 © 2005 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features 1
Applications
General Description
Functional Block Diagram 1
Revision History
Electrical Characteristics
$1 \ k\Omega$ Version
10 k $\Omega,$ 50 k $\Omega,$ 100 k Ω Versions
Interface Timing Characteristics7
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions9
Typical Performance Characteristics
I ² C Interface
I ² C Interface General Description14
I ² C Interface Detail Description15
I ² C-Compatible 2-Wire Serial Bus

REVISION HISTORY

9/05—Rev. 0 to Rev. A	
Updated Format	Universal
Change to Figure 6	
Changes to Figure 28	
Changes to Figure 29	
Changes to RDAC/EEMEM Quick Commands Section	1 18
Changes to EEMEM Write Protection Section	
Changes to Figure 37	
Deleted Table 13 and Table 14	
Change to Figure 42	
Change to Figure 46	
Changes to Ordering Guide	

6/04—Revision 0: Initial Version

Theory of Operation	21
Linear Increment/Decrement Commands	21
±6 dB Adjustments (Doubling/Halving Wiper Setting)	21
Digital Input/Output Configuration	22
Multiple Devices on One Bus	22
Terminal Voltage Operation Range	22
Power-Up and Power-Down Sequences	22
Layout and Power Supply Biasing	23
Digital Potentiometer Operation	23
Programmable Rheostat Operation	23
Programmable Potentiometer Operation	24
Applications	25
LCD Panel V _{COM} Adjustment	25
Current-Sensing Amplifier	25
Adjustable High Power LED Driver	25
Outline Dimensions	26
Ordering Guide	27

ELECTRICAL CHARACTERISTICS

$1 k\Omega VERSION$

 $V_{\text{DD}} = 3 \text{ V} \pm 10\% \text{ or } 5 \text{ V} \pm 10\%, V_{\text{SS}} = 0 \text{ V or } V_{\text{DD}} / V_{\text{SS}} = \pm 2.5 \text{ V} \pm 10\%, V_{\text{A}} = V_{\text{DD}}, V_{\text{B}} = 0 \text{ V}, -40^{\circ}\text{C} < T_{\text{A}} < +85^{\circ}\text{C}, \text{ unless otherwise noted}.$

Table 1.

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS— RHEOSTAT MODE						
Resolution	Ν	AD5251			6	Bits
		AD5252			8	Bits
Resistor Differential Nonlinearity ²	R-DNL	R_{WB} , $R_{WA} = NC$, $V_{DD} = 5.5 V$, AD5251	-0.5	±0.2	+0.5	LSB
		R _{WB} , R _{WA} = NC, V _{DD} = 5.5 V, AD5252	-1.00	±0.25	+1.00	LSB
		R_{WB} , $R_{WA} = NC$, $V_{DD} = 2.7 V$, AD5251	-0.75	±0.30	+0.75	LSB
		R_{WB} , $R_{WA} = NC$, $V_{DD} = 2.7 V$, AD5252	-1.5	±0.3	+1.5	LSB
Resistor Nonlinearity ²	R-INL	R_{WB} , $R_{WA} = NC$, $V_{DD} = 5.5 V$, AD5251	-0.5	±0.2	+0.5	LSB
		R_{WB} , $R_{WA} = NC$, $V_{DD} = 5.5 V$, AD5252	-2.0	±0.5	+2.0	LSB
		R _{WB} , R _{WA} = NC, V _{DD} = 2.7 V, AD5251	-1.0	+2.5	+4.0	LSB
		R _{WB} , R _{WA} = NC, V _{DD} = 2.7 V, AD5252	-2	+9	+14	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$	$T_A = 25^{\circ}C$	-30		+30	%
Resistance Temperature Coefficient	$(\Delta R_{AB}/R_{AB}) \times 10^{6}/\Delta T$			650		ppm/°0
Wiper Resistance	Rw	$I_W = 1 \text{ V/R}, V_{DD} = 5 \text{ V}$		75	130	Ω
		$I_W = 1 V/R, V_{DD} = 3 V$		200	300	Ω
Channel-Resistance Matching	$\Delta R_{AB1} / \Delta R_{AB3}$			0.15		%
DC CHARACTERISTICS— POTENTIOMETER DIVIDER MODE						
Differential Nonlinearity ³	DNL	AD5251	-0.5	±0.1	+0.5	LSB
		AD5252	-1.00	±0.25	+1.00	LSB
Integral Nonlinearity ³	INL	AD5251	-0.5	±0.2	+0.5	LSB
		AD5252	-2.0	±0.5	+2.0	LSB
Voltage Divider Tempco	$(\Delta V_W/V_W) \times 10^6/\Delta T$	Code = half scale		25		ppm/°0
Full-Scale Error	Vwfse	Code = full scale, V_{DD} = 5.5 V, AD5251	-5	-3	0	LSB
		Code = full scale, V_{DD} = 5.5 V, AD5252	-16	-11	0	LSB
		Code = full scale, V_{DD} = 2.7 V, AD5251	-6	-4	0	LSB
		Code = full scale, V_{DD} = 2.7 V, AD5252	-23	-16	0	LSB
Zero-Scale Error	V _{WZSE}	Code = zero scale, V_{DD} = 5.5 V, AD5251	0	3	5	LSB
		Code = zero scale, V_{DD} = 5.5 V, AD5252	0	11	16	LSB
		Code = zero scale, V_{DD} = 2.7 V, AD5251	0	4	6	LSB
		Code = zero scale, V_{DD} = 2.7 V, AD5252	0	15	20	LSB
RESISTOR TERMINALS						
Voltage Range⁴	V_A, V_B, V_W		Vss		V_{DD}	V
Capacitance ⁵ A, B	С _А , С _В	f = 1 kHz, measured to GND, code = half scale		85		pF
Capacitance⁵ W	Cw	f = 1 kHz, measured to GND, code = half scale		95		pF
Common-Mode Leakage Current	Ісм	$V_A = V_B = V_{DD}/2$		0.01	1	μA

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	VIH	$V_{DD} = 5 V, V_{SS} = 0 V$	2.4			V
		$V_{DD}/V_{SS} = 2.7 \text{ V}/0 \text{ V or } V_{DD}/V_{SS} = \pm 2.5 \text{ V}$	2.1			V
Input Logic Low	$V_{\text{DD}} = 5$				0.8	V
Output Logic High (SDA)	Vон	$R_{\text{PULL-UP}}$ = 2.2 k Ω to V_{DD} = 5 V, V_{SS} = 0 V	4.9			V
Output Logic Low (SDA)	Vol	$R_{\text{PULL-UP}}$ = 2.2 k Ω to V_{DD} = 5 V, V_{SS} = 0 V			0.4	V
WP Leakage Current	I _{WP}	$\overline{WP} = V_{DD}$			5	μΑ
A0 Leakage Current	IAO	A0 = GND			3	μA
Input Leakage Current (Other than WP and A0)	h	$V_{\text{IN}} = 0 \text{ V or } V_{\text{DD}}$			±1	μΑ
Input Capacitance⁵	Cı			5		pF
POWER SUPPLIES						
Single-Supply Power Range	V _{DD}	$V_{SS} = 0 V$	2.7		5.5	V
Dual-Supply Power Range	Range V _{DD} /V _{ss}		±2.25		±2.75	V
Positive Supply Current	IDD	$V_{IH} = V_{DD} \text{ or } V_{IL} = GND$		5	15	μΑ
Negative Supply Current	lss	$\label{eq:VIH} \begin{split} V_{IH} = V_{DD} \text{ or } V_{IL} = GND, V_{DD} = 2.5 \text{ V}, \\ V_{SS} = -2.5 \text{ V} \end{split}$		-5	-15	μΑ
EEMEM Data Storing Mode Current	IDD_STORE	$V_{IH} = V_{DD} \text{ or } V_{IL} = GND$		35		mA
EEMEM Data Restoring Mode Current ⁶	I _{DD_RESTORE}	$V_{IH} = V_{DD}$ or $V_{IL} = GND$		2.5		mA
Power Dissipation ⁷	P _{DISS}	$V_{IH} = V_{DD} = 5 V \text{ or } V_{IL} = GND$			0.075	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = 5 \text{ V} \pm 10\%$	-0.025	+0.010	+0.025	%/%
		$\Delta V_{\text{DD}} = 3 \text{ V} \pm 10\%$	-0.04	+0.02	+0.04	%/%
DYNAMIC CHARACTERISTICS ^{5, 8}						
Bandwidth –3 dB	BW	$R_{AB} = 1 \ k\Omega$		4		MHz
Total Harmonic Distortion	THD	$V_A = 1 V \text{ rms}$, $V_B = 0 V$, $f = 1 \text{ kHz}$		0.05		%
V _w Settling Time	ts	$V_A = V_{DD}, V_B = 0 V$		0.2		μs
Resistor Noise Voltage	e _{N_WB}	$R_{WB} = 500 \Omega$, f = 1 kHz (thermal noise only)		3		nV/√Hz
Digital Crosstalk	CT	$V_A = V_{DD}$, $V_B = 0$ V, measure V_W with -8 adjacent RDAC making full-scale change		-80		dB
Analog Coupling	C _{AT}	Signal input at A1 and measure the output at W3, $f = 1 \text{ kHz}$	Signal input at A1 and measure the -72			

 1 Typical values represent average readings at 25°C and V_{DD} = 5 V. 2 Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum and minimum resistance wiper positions. R-DNL is the relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic, except R-DNL of AD5252 1 kΩ version at V_{DD} = 2.7 V, $I_W = V_{DD}/R$ for both $V_{DD} = 3$ V and $V_{DD} = 5$ V.

² IN V_{AW} = V_{DD} (From both V_{DD} = 5 V and V_{DD} = 5 V. ³ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider, similar to a voltage output digital-to-analog converter. V_A = V_{DD} and V_B = 0 V. DNL specification limits of ± 1 LSB maximum are guaranteed monotonic operating conditions.

⁴ Resistor Terminal A, Terminal B, and Terminal W have no limitations on polarity with respect to each other.

⁵ Guaranteed by design and not subject to production test.

⁶ Command 0 NOP should be activated after Command 1 to minimize I_{DD_READ} current consumption. ⁷ P_{DISS} is calculated from $I_{DD} \times V_{DD} = 5$ V.

⁸ All dynamic characteristics use $V_{DD} = 5 V$.

$10 \text{ k}\Omega$, $50 \text{ k}\Omega$, $100 \text{ k}\Omega$ VERSIONS

 $V_{DD} = +3 V \pm 10\%$ or $+5 V \pm 10\%$, $V_{SS} = 0 V$ or $V_{DD}/V_{SS} = \pm 2.5 V \pm 10\%$, $V_A = V_{DD}$, $V_B = 0 V$, $-40^{\circ}C < T_A < +85^{\circ}C$, unless otherwise noted. Table 2

RHEOSTAT MODE Resolution N AD5251 AD5252 Image: Solution Solution <t< th=""><th>Table 2.</th><th>1</th><th>1</th><th>1</th><th></th><th></th><th>1</th></t<>	Table 2.	1	1	1			1
RHEOSTAT MODE Resolution N AD5251 AD5252 Image: Solution Solution <t< th=""><th>Parameter</th><th>Symbol</th><th>Conditions</th><th>Min</th><th>Typ¹</th><th>Max</th><th>Unit</th></t<>	Parameter	Symbol	Conditions	Min	Typ¹	Max	Unit
Resistor Differential Nonlinearity ² R-DNL ADS252 Rom, Row, = NC, ADS251 -0.75 ±0.10 ± 0.75 LSB Resistor Nonlinearity ² R-INL Rom, Row, = NC, ADS251 -0.75 ±0.10 ±0.25 ± 0.75 ±0.10 LSB Nominal Resistor Tolerance ARA/Rai Ta = 25°C -2.5 ±1.0 ± 2.5 LSB Nominal Resistor Tolerance ARA/Rai Ta = 25°C -2.6 ±1.0 ± 0.25 ± 0.75 LSB Nominal Resistor Tolerance Ray (Any Ray) × 10°/ΔT Ta = 25°C -2.6 ± 0.0 ± 0.25 ± 0.55 LSB Wiper Resistance Rw I/m = 11/R, Vro. = 5 V i/m = 11/R, Vro. = 5 V $= 0.5$	DC CHARACTERISTICS— RHEOSTAT MODE						
Resistor Differential Nonlinearity ² R-DNL Ross, Ross = NC, AD5251 -0.75 ±0.10 +0.75 L5B Resistor Nonlinearity ² R-INL Ross, Ross = NC, AD5252 -1.00 ±0.25 +1.00 L5B Nominal Resistor Tolerance Resistance Temperature Coefficient AR.4g/Ras T. = 25°C -20 -25 ±1.00 +0.75 L5B Nominal Resistor Tolerance Resistance Temperature Coefficient AR.4g/Ras T. = 25°C -20 -20 +20 % Wiper Resistance Temperature Coefficient AR.am/A Ras Nami/A Rass	Resolution	N	AD5251			6	Bits
Nonlinearity ² Resistor Nonlinearity ² Relinearity ² Resistor Application of the second seco			AD5252			8	Bits
Resistor Nonlinearity ² R-INL $R_{mp}, R_{Na} = NC, ADS251 -0.75 \pm 0.25 \pm 0.75 LSB Nominal Resistor Tolerance AR_{hat}/R_{hat} AR_{mp}, R_{Na} = NC, ADS252 -2.5 \pm 1.0 +2.5 \pm 1.0 +2.0 \% Resistance Temperature (\Delta R_{hat}/R_{hat}) \times 10^{9}/\DeltaT T_{a} = 10 / R_{b} / 0 R_{b} = 3V -2.0 +2.0 \% Channel-Resistance Matching \Delta R_{hb} / \Delta R_{hbg} AR_{hb} = 10 / R_{b} / 0 R_{b} 0.05 0.05 \% DC CHARACTERISTICS— POTENTOMETRE DMDER MODE AR_{hb} = 10 / R_{b} / 0 R_{b} -0.50 \pm 0.1 +0.5 LSB Differential Nonlinearity3 DNL ADS251 -0.5 \pm 0.1 +0.5 LSB Integral Nonlinearity3 INL ADS251 -1.0 +0.5 LSB Voltage Divider (\Delta W_{m}V_{m}) \times 10^{6}/\DeltaT Code = half scale 1.5 =0 LSB Zero Scale Error V_{WS4} Code = full scale, ADS252 -3 -1 0 LSB Zero Scale Error $		R-DNL	R _{WB} , R _{WA} = NC, AD5251	-0.75	±0.10	+0.75	LSB
Nominal Resistor Tolerance Resistance Temperature Coefficient ARes/Res ($\Delta R_{ed}/R_{ed}$) × 10 ⁴ /\DeltaT R _p /L, R _{pux} = NC, ADS252 T_a = 2°C -2.5 ± 1.0 ± 2.5 LSB Wiper Resistance Rw Iv = 1 V/R, V_{top} = 5 V Iv = 1 V/R, V_{top} = 3 V -20 -20 +20 β_0 Channel-Resistance Matching R_w Iv = 1 V/R, V_{top} = 5 V Iv = 1 V/R, V_{top} = 3 V 200 300 Ω DC CHARACTERISTICS— POTENTIONETRE DNDER MODE Differential Nonlinearity ³ DNL AD5251 -0.5 ± 0.1 ± 0.5 LSB Voltage Divider Temperature Coefficient Full-Scale Error INL AD5252 -1.0 ± 0.5 LSB Voltage Divider Temperature Coefficient Full-Scale Error Vw:St Code = half scale 15 $= 0.5$ $= 0.5$ $= 1.5$ $= 0.5$			R_{WB} , $R_{WA} = NC$, AD5252	-1.00	±0.25	+1.00	LSB
Nominal Resistor Tolerance Resistance Temperature Coefficient $\Delta R_{AB}/R_{AB}$ ($\Delta R_{AB}/R_{AB}$) × 10°/ ΔT $T_{A} = 25^{\circ}C$ -20 $+20$ ϕ_{ppm}/C Wiper Resistance R_{W} $W = 1 V/R, V_{DO} = 5 V$ -75 130 Ω Channel-Resistance Matching $\Delta R_{AB}/\Delta R_{AB2}$ $R_{AB} = 100 k\Omega$ 0.15 0.05 0.05 0.05 DC CHARACTERISTICS— POTENTIOMETER DIVIDER MODE $N_{AB} = 100 k\Omega$ 0.05 0.15 0.5 0.1 0.5	Resistor Nonlinearity ²	R-INL	R _{WB} , R _{WA} = NC, AD5251	-0.75	±0.25	+0.75	LSB
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			R_{WB} , $R_{WA} = NC$, AD5252	-2.5	±1.0	+2.5	LSB
$\begin{array}{c c} Coefficient & \\ Wiper Resistance & R_w & w = 1 V/R, V_{0D} = 5 V & 75 & 130 & \Omega \\ R_{W} = 1 V/R, V_{0D} = 3 V & 200 & 3.0 & \Omega \\ R_{W} = 1 V/R, V_{0D} = 3 V & 200 & 0.15 & 96 \\ R_{W} = 1 V/R, V_{0D} = 3 V & 0.05 & 0 & \Omega \\ R_{W} = 1 0 R_{\Omega} & 50 R_{\Omega} & 0.15 & 96 \\ R_{W} = 10 R_{\Omega} & 50 R_{\Omega} & 0.05 & 0 & 0.5 & 96 \\ \hline DC CHARACTERISTICS & \\ POTENTIOMETER DIVIDER MODE \\ DIfferential Nonlinearity^3 & INL & AD5251 & -0.5 & \pm 0.1 & \pm 0.5 & LSB \\ Integral Nonlinearity^3 & INL & AD5251 & -0.50 & \pm 0.15 & \pm 0.50 & LSB \\ Voltage Divider & (\Delta V_{W}/V_W) \times 10^6/\Delta T & Code = half scale & 15 & 15 & 9pm/^{VC} \\ Temperature Coefficient & V_{WFSE} & Code = full scale, AD5251 & -1.0 & -0.3 & 0 & LSB \\ Code = full scale, AD5252 & -1.5 & \pm 0.5 & \pm 1.5 & LSB \\ Zero-Scale Error & V_{WZE} & Code = full scale, AD5251 & 0 & 0.3 & 1.0 & LSB \\ Code = full scale, AD5252 & 0 & 1.2 & 3.0 & LSB \\ Code = atlf scale & Code = full scale, AD5251 & 0 & 0.3 & 1.0 & LSB \\ Code = zero scale, AD5252 & 0 & 1.2 & 3.0 & LSB \\ Code = atlf scale & Code = half scale & 0 & 0.3 & 0 & LSB \\ Code = zero scale, AD5252 & 0 & 1.2 & 3.0 & LSB \\ Code = atlf scale & Code = half scale & 0 & 0.3 & 0 & LSB \\ Code = atlf scale & Code = half scale & 0 & 0.3 & 0 & LSB \\ Code = half scale & Code = half scale & 0 & 0.3 & 0 & LSB \\ Code = half scale & Code = half scale & 0 & 0.1 & 0.0 & \mu & 0 \\ PF & Capacitance^{5} W & C_{W} & C_{W} & f = 1 \ KHz, measured to GND, \\ code = half scale & 0 & 0.01 & 1.00 & \mu & 0 \\ DIGITAL INVUTS AND OUTPUTS & V_{DV} & V_{DV} V_{DS} = 2.7 V/0 V or V_{D0} V_{SS} = \pm 2.5 V & 0.6 & V \\ V_{D0} V_{SS} = 2.7 V/0 V or V_{D0} V_{SS} = \pm 2.5 V & 0.6 & V \\ V_{D0} V_{SS} = 2.7 V/0 V or V_{D0} V_{SS} = \pm 2.5 V & 0.6 & V \\ WP Leakage Current & I_{NP} & W_{DP} V_{DD} & WP = V_{DD} & U & 0.6 & V \\ WP Leakage Current & I_{NP} & W_{P} = V_{DD} & WP = V_{DD} & U & 0.6 & V \\ WP Leakage Current & I_{NP} & WP = V_{DD} & WP = V_{DD} & U & U & 0.6 & V \\ WP Leakage Current & I_{NP} & WP = V_{DD} & WP = V_{DD} & WP = V_{DD} & U & U & 0.6 & V \\ WP Leakage Curre$	Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$	$T_A = 25^{\circ}C$	-20		+20	%
		$(\Delta R_{AB}/R_{AB}) \times 10^{6}/\Delta T$			650		ppm/°C
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Wiper Resistance	Rw	$I_W = 1 V/R, V_{DD} = 5 V$		75	130	Ω
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			$I_W = 1 V/R, V_{DD} = 3 V$		200	300	Ω
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Channel-Resistance Matching	$\Delta R_{AB1} / \Delta R_{AB2}$	R _{AB} = 10 kΩ, 50 kΩ		0.15		%
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			$R_{AB} = 100 \text{ k}\Omega$		0.05		%
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	DC CHARACTERISTICS— POTENTIOMETER DIVIDER MODE						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Differential Nonlinearity ³	DNL	AD5251	-0.5	±0.1	+0.5	LSB
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			AD5252	-1.0	±0.3	+1.0	LSB
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Integral Nonlinearity ³	INL	AD5251	-0.50	±0.15	+0.50	LSB
Temperature Coefficient Full-Scale Error Vwrse Code = full scale, AD5251 -1.0 -0.3 0 LSB Zero-Scale Error Vwrse Code = full scale, AD5252 -3 -1 0 LSB Zero-Scale Error Vwrse Code = full scale, AD5251 0 0.3 1.0 LSB RESISTOR TERMINALS Valtage Range ⁴			AD5252	-1.5	±0.5	+1.5	LSB
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		$(\Delta V_w/V_w) \times 10^6/\Delta T$	Code = half scale		15		ppm/°C
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Full-Scale Error	V _{WFSE}	Code = full scale, AD5251	-1.0	-0.3	0	LSB
$\begin{tabular}{ c c c c c } \hline Code = zero scale, AD5252 & 0 & 1.2 & 3.0 & LSB \\ \hline RESISTOR TERMINALS & & & & & & & & & & & & & & & & & & &$			Code = full scale, AD5252	-3	-1	0	LSB
RESISTOR TERMINALS Voltage Range ⁴ Va, Vb, Vw Capacitance ⁵ A, BVa, Vb, Vw Ca, CBf = 1 kHz, measured to GND, code = half scaleVssV_{DD}VCapacitance ⁵ WCwf = 1 kHz, measured to GND, code = half scale85pFCamon-Mode Leakage CurrentIcmVa = VB = VDD/20.011.00 μA DIGITAL INPUTS AND OUTPUTS Input Logic HighViHVDD = 5 V, VSS = 0 V VDD/VSS = ±2.7 V/0 V or VDD/VSS = ±2.5 V2.4VInput Logic LowViHVDD = 5 V, VSS = 0 V VDD/VSS = ±2.7 V/0 V or VDD/VSS = ±2.5 V0.6VOutput Logic LowViLVDDSV, VSS = 0 V VDD/VSS = ±2.7 V/0 V or VDD/VSS = ±2.5 V0.6VOutput Logic LowViLVDDSV, VSS = 0 V VDD/VSS = ±2.7 V/0 V or VDD/VSS = ±2.5 V0.6VOutput Logic LowVOHRPULLUP = 2.2 k\Omega to VDD = 5 V, VSS = 0 V VDD/VSS = ±2.7 V/0 V or VDD/SS = ±2.5 V0.6VOutput Logic Low (SDA)VOHRPULLUP = 2.2 k\Omega to VDD = 5 V, VSS = 0 V VDP = VDD0.4VWPWPWPS WDDJAJAA0 Leakage CurrentIa0A0 = GND IN3 ±1JAInput Leakage CurrentIaVIN = 0 V or VDD±1µA	Zero-Scale Error	V _{WZSE}	Code = zero scale, AD5251	0	0.3	1.0	LSB
Voltage Range ⁴ VA, VB, VWVasVssVDDVCapacitance ⁵ A, BCA, CB $f = 1 kHz$, measured to GND, code = half scale85pFCapacitance ⁵ WCw $f = 1 kHz$, measured to GND, code = half scale95pFCommon-Mode Leakage CurrentIcMVA = VB = VDD/20.011.00 μA DIGITAL INPUTS AND OUTPUTS Input Logic HighVIHVDD = 5 V, VSS = 0 V VDD / VSS = $\pm 2.7 V/0 V \text{ or } VDD / VSS = \pm 2.5 V2.4VInput Logic LowVILVDD = 5 V, VSS = 0 VVDD / VSS = \pm 2.7 V/0 V \text{ or } VDD / VSS = \pm 2.5 V0.6VOutput Logic LowVILVDD = 5 V, VSS = 0 VVDD / VSS = \pm 2.7 V/0 V \text{ or } VDD / VSS = \pm 2.5 V0.6VOutput Logic LowVILRPULL-UP = 2.2 k\Omega \text{ to } V_DD = 5 V, VSS = 0 VVDD / VSS = \pm 2.7 V/0 V \text{ or } V_DD / VSS = \pm 2.5 V0.6VOutput Logic Low (SDA)VOLRPULL-UP = 2.2 k\Omega \text{ to } V_DD = 5 V, VSS = 0 VVDD / VSS = \pm 2.7 V/0 V \text{ or } V_DD = 5 V, VSS = 0 V0.4VWP Leakage CurrentIA0A0 = GND3\mu AInput Leakage CurrentIA0A0 = GND\pm 1\mu A$			Code = zero scale, AD5252	0	1.2	3.0	LSB
$ \begin{array}{c c} Capacitance^{5} A, B & C_{A}, C_{B} & f = 1 \text{ kHz, measured to GND,} \\ code = half scale & PF \\ product = half scale & PF \\ code = half scale & PF \\ product = half scale & PF \\ code = half scale & PF \\ product = half scale & PF \\ code = half scale & PF \\ product = half scale & PF \\ code = half scale & PF \\ product = half scale & PF \\ product = half scale & Product & PF \\ product = half scale & Product & Product & PF \\ product = half scale & Product & $	RESISTOR TERMINALS						
Capacitance ⁵ WCwf = 1 kHz, measured to GND, code = half scale95pFCommon-Mode Leakage CurrentIcmVA = VB = VDD/20.011.00 μ ADIGITAL INPUTS AND OUTPUTS Input Logic HighVIHVDD = 5 V, VSS = 0 V VDD/VSS = +2.7 V/0 V or VDD/VSS = ±2.5 V2.4VInput Logic LowVILVDD = 5 V, VSS = 0 V VDD/VSS = +2.7 V/0 V or VDD/VSS = ±2.5 V0.6VOutput Logic High (SDA)VOHRPULL-UP = 2.2 k\Omega to VDD = 5 V, VSS = 0 V VDD/VSS = ±2.5 V0.6VOutput Logic Low (SDA)VOLRPULL-UP = 2.2 k\Omega to VDD = 5 V, VSS = 0 V VDD = 5 V, VSS = 0 V0.4VWP Leakage CurrentIwPWP = VDD5 μ AA0 Leakage CurrentIA0A0 = GND3 μ AInput Leakage CurrentIhVIN = 0 V or VDD±1 μ A	Voltage Range⁴	V _A , V _B , V _W		Vss		VDD	V
Code = half scalecode = half scalenCommon-Mode Leakage CurrentIcm $V_A = V_B = V_{DD}/2$ 0.011.00 μA DIGITAL INPUTS AND OUTPUTSInput Logic High V_{IH} $V_{DD} = 5 V, V_{SS} = 0 V$ 2.4 V Input Logic Low V_{IL} $V_{DD} = 5 V, V_{SS} = 0 V$ 2.1 V Input Logic Low V_{IL} $V_{DD} = 5 V, V_{SS} = 0 V$ 0.8 V Output Logic Low V_{IL} $V_{DD} = 5 V, V_{SS} = 0 V$ 0.6 V Output Logic Low V_{IL} $V_{DD} = 5 V, V_{SS} = 0 V$ 0.6 V Output Logic Low (SDA) V_{OH} $R_{PULL-UP} = 2.2 k\Omega to V_{DD} = 5 V, V_{SS} = 0 V$ 0.4 V \overline{WP} Leakage Current I_{A0} $A0 = GND$ 3 μA Input Leakage Current I_A $V_{IN} = 0 V \text{ or } V_{DD}$ ± 1 μA	Capacitance⁵ A, B	C _A , C _B			85		pF
DIGITAL INPUTS AND OUTPUTS Input Logic High V_{IH} $V_{DD} = 5 V, V_{SS} = 0 V$ 2.4 V Input Logic Low V_{IL} $V_{DD}/V_{SS} = \pm 2.7 V/0 V \text{ or } V_{DD}/V_{SS} = \pm 2.5 V$ 2.1 V Input Logic Low V_{IL} $V_{DD} = 5 V, V_{SS} = 0 V$ 0.8 V Output Logic High (SDA) V_{OH} $R_{PULL: UP} = 2.2 k\Omega \text{ to } V_{DD} = 5 V, V_{SS} = 0 V$ 0.6 V Output Logic Low (SDA) V_{OL} $R_{PULL: UP} = 2.2 k\Omega \text{ to } V_{DD} = 5 V, V_{SS} = 0 V$ 0.4 V WP Leakage Current I_{WP} $WP = V_{DD}$ 5 μA A0 Leakage Current I_{A0} $A0 = GND$ 3 μA Input Leakage Current I_i $V_{IN} = 0 V \text{ or } V_{DD}$ ± 1 μA	Capacitance ⁵ W	Cw			95		pF
Input Logic High V_{IH} $V_{DD} = 5 V, V_{SS} = 0 V$ 2.4 V Input Logic Low V_{IL} $V_{DD}/V_{SS} = +2.7 V/0 V \text{ or } V_{DD}/V_{SS} = \pm 2.5 V$ 2.1 V Input Logic Low V_{IL} $V_{DD} = 5 V, V_{SS} = 0 V$ 0.8 V Output Logic High (SDA) V_{OH} $R_{PULL-UP} = 2.2 k\Omega \text{ to } V_{DD} = 5 V, V_{SS} = 0 V$ 0.6 V Output Logic Low (SDA) V_{OL} $R_{PULL-UP} = 2.2 k\Omega \text{ to } V_{DD} = 5 V, V_{SS} = 0 V$ 0.4 V \overline{WP} Leakage Current I_{WP} $\overline{WP} = V_{DD}$ 5 μA A0 Leakage Current I_{A0} $A0 = GND$ 3 μA Input Leakage Current I_1 $V_{IN} = 0 V \text{ or } V_{DD}$ ± 1 μA	Common-Mode Leakage Current	Ісм	$V_A = V_B = V_{DD}/2$		0.01	1.00	μA
Input Logic Low V_{IL} $V_{DD}/V_{SS} = \pm 2.7 V/0 V \text{ or } V_{DD}/V_{SS} = \pm 2.5 V$ 2.1VInput Logic Low V_{IL} $V_{DD} = 5 V, V_{SS} = 0 V$ 0.8 V Output Logic High (SDA) V_{OH} $R_{PULL:UP} = 2.2 k\Omega \text{ to } V_{DD} = 5 V, V_{SS} = 0 V$ 0.6 V Output Logic Low (SDA) V_{OL} $R_{PULL:UP} = 2.2 k\Omega \text{ to } V_{DD} = 5 V, V_{SS} = 0 V$ 4.9 V WP Leakage Current I_{WP} $WP = V_{DD}$ 5 μA A0 Leakage Current I_{A0} $A0 = GND$ 3 μA Input Leakage Current I_1 $V_{IN} = 0 V \text{ or } V_{DD}$ ± 1 μA	DIGITAL INPUTS AND OUTPUTS						
Input Logic Low V_{IL} $V_{DD} = 5 V, V_{SS} = 0 V$ 0.8 V $Output Logic High (SDA)$ V_{OH} $R_{PULL-UP} = 2.2 k\Omega to V_{DD} = 5 V, V_{SS} = 0 V$ 0.6 V $Output Logic Low (SDA)$ V_{OL} $R_{PULL-UP} = 2.2 k\Omega to V_{DD} = 5 V, V_{SS} = 0 V$ 4.9 V WP Leakage Current I_{WP} $WP = V_{DD}$ 0.4 V $A0$ Leakage Current I_{A0} $A0 = GND$ 3 μA Input Leakage Current I_1 $V_{IN} = 0 V \text{ or } V_{DD}$ ± 1 μA	Input Logic High	VIH	$V_{DD} = 5 V, V_{SS} = 0 V$	2.4			V
V DD/VSS = $\pm 2.7 V/0 V \text{ or } V_{DD}/V_{SS} = \pm 2.5 V$ 0.6VOutput Logic High (SDA)VoHRPULL-UP = $2.2 k\Omega \text{ to } V_{DD} = 5 V, V_{SS} = 0 V$ 4.9VOutput Logic Low (SDA)VoLRPULL-UP = $2.2 k\Omega \text{ to } V_{DD} = 5 V, V_{SS} = 0 V$ 0.4VWP Leakage CurrentIwPWP = V_{DD}5 μA A0 Leakage CurrentIaA0 = GND3 μA Input Leakage CurrentIiViN = 0 V or V_{DD}±1 μA			$V_{DD}/V_{SS} = +2.7 \text{ V/O V or } V_{DD}/V_{SS} = \pm 2.5 \text{ V}$	2.1			V
Output Logic High (SDA)VOH $R_{PULL-UP} = 2.2 k\Omega \text{ to } V_{DD} = 5 V, V_{SS} = 0 V$ 4.9VOutput Logic Low (SDA)VOL $R_{PULL-UP} = 2.2 k\Omega \text{ to } V_{DD} = 5 V, V_{SS} = 0 V$ 0.4V \overline{WP} Leakage CurrentIwP $\overline{WP} = V_{DD}$ 5 μA A0 Leakage CurrentIA0A0 = GND3 μA Input Leakage CurrentII $V_{IN} = 0 V \text{ or } V_{DD}$ ±1 μA	Input Logic Low	VIL	$V_{DD} = 5 V, V_{SS} = 0 V$			0.8	V
Output Logic Low (SDA) V_{OL} $R_{PULL-UP} = 2.2 \text{ k}\Omega \text{ to } V_{DD} = 5 \text{ V}, V_{SS} = 0 \text{ V}$ 0.4 V \overline{WP} Leakage Current I_{WP} $\overline{WP} = V_{DD}$ 5 μA A0 Leakage Current I_{A0} $A0 = GND$ 3 μA Input Leakage Current I_1 $V_{IN} = 0 \text{ V or } V_{DD}$ ± 1 μA			$V_{DD}/V_{SS} = +2.7 \text{ V/O V or } V_{DD}/V_{SS} = \pm 2.5 \text{ V}$			0.6	V
Output Logic Low (SDA) V_{OL} $R_{PULL-UP} = 2.2 \text{ k}\Omega \text{ to } V_{DD} = 5 \text{ V}, V_{SS} = 0 \text{ V}$ 0.4 V \overline{WP} Leakage Current I_{WP} $\overline{WP} = V_{DD}$ 5 μA A0 Leakage Current I_{A0} $A0 = \text{GND}$ 3 μA Input Leakage Current I_1 $V_{IN} = 0 \text{ V or } V_{DD}$ ± 1 μA	Output Logic High (SDA)	V _{он}	$R_{PULL-UP} = 2.2 \text{ k}\Omega \text{ to } V_{DD} = 5 \text{ V}, V_{SS} = 0 \text{ V}$	4.9			V
WP Leakage CurrentIwpWP = V_{DD}5 μA A0 Leakage CurrentIA0A0 = GND3 μA Input Leakage Current (Other than WP and A0)I $V_{IN} = 0 V \text{ or } V_{DD}$ ± 1 μA		Vol	$R_{PULL-UP} = 2.2 \text{ k}\Omega \text{ to } V_{DD} = 5 \text{ V}, V_{SS} = 0 \text{ V}$			0.4	V
A0 Leakage CurrentIA0A0 = GND3 μ AInput Leakage Current (Other than WP and A0)I $V_{IN} = 0 V \text{ or } V_{DD}$ ± 1 μ A		Iwp				5	μA
Input Leakage Current (Other than WP and A0) I_{I} $V_{IN} = 0 V \text{ or } V_{DD}$ ± 1 μA	-	IAO	A0 = GND			3	•
	Input Leakage Current						-
	Input Capacitance ⁵	Ci			5		pF

Parameter	Symbol	Conditions	Min	Typ1	Max	Unit
POWER SUPPLIES						
Single-Supply Power Range	V _{DD}	$V_{SS} = 0 V$	2.7		5.5	V
Dual-Supply Power Range	V _{DD} /V _{SS}		±2.25		±2.75	V
Positive Supply Current	IDD	$V_{IH} = V_{DD} \text{ or } V_{IL} = GND$		5	15	μA
Negative Supply Current	lss	$\label{eq:VIH} \begin{split} V_{\text{IH}} &= V_{\text{DD}} \text{ or } V_{\text{IL}} = \text{GND}, V_{\text{DD}} = 2.5 \text{ V}, \\ V_{\text{SS}} &= -2.5 \text{ V} \end{split}$		-5	-15	μΑ
EEMEM Data Storing Mode Current	IDD_STORE	$V_{IH} = V_{DD}$ or $V_{IL} = GND$, $T_A = 0^{\circ}C$ to $85^{\circ}C$		35		mA
EEMEM Data Restoring Mode Current ⁶	IDD_RESTORE	$V_{\text{IH}} = V_{\text{DD}} \text{ or } V_{\text{IL}} = \text{GND}, T_{\text{A}} = 0^{\circ}\text{C to } 85^{\circ}\text{C}$		2.5		mA
Power Dissipation ⁷	P _{DISS}	$V_{IH} = V_{DD} = 5 \text{ V or } V_{IL} = GND$			0.075	mW
Power Supply Sensitivity	PSS	$\Delta V_{\text{DD}} = 5 \text{ V} \pm 10\%$	-0.005	+0.002	+0.005	%/%
		$\Delta V_{DD} = 3 V \pm 10\%$	-0.010	+0.002	+0.010	%/%
DYNAMIC CHARACTERISTICS ^{5, 8}						
–3 dB Bandwidth	BW	$R_{AB} = 10 \text{ k}\Omega/50 \text{ k}\Omega/100 \text{ k}\Omega$		400/80/40		kHz
Total Harmonic Distortion	THDw	$V_A = 1 V rms$, $V_B = 0 V$, $f = 1 kHz$		0.05		%
V _w Settling Time	ts	$\label{eq:VA} \begin{split} V_{\text{A}} &= V_{\text{DD}}, V_{\text{B}} = 0 \text{ V}, \\ R_{\text{AB}} &= 10 \text{ k}\Omega/50 \text{ k}\Omega/100 \text{ k}\Omega \end{split}$		1.5/7/14		μs
Resistor Noise Voltage	e _{N_WB}	$R_{AB} = 10 k\Omega/50 k\Omega/100 k\Omega,$ 9/20/29 code = midscale, f = 1 kHz (thermal noise only)			nV/√Hż	
Digital Crosstalk	CT	$V_A = V_{DD}, V_B = 0 V$, measure V_W with -80 adjacent RDAC making full-scale change			dB	
Analog Coupling	C _{AT}	Signal input at A1 and measure output at W3, $f = 1 \text{ kHz}$		-72		dB

¹ Typical values represent average readings at 25°C and $V_{DD} = 5$ V. ² Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum and minimum resistance wiper positions. R-DNL is the relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic, except R-DNL of AD5252 1 kΩ version at V_DD = 2.7 V, $I_W = V_{DD}/R$ for both $V_{DD} = 3 V$ and $V_{DD} = 5 V$.

³ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider, similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ± 1 LSB maximum are guaranteed monotonic operating conditions.

⁴ Resistor Terminal A, Terminal B, and Terminal W have no limitations on polarity with respect to each other.

⁵ Guaranteed by design and not subject to production test.

⁶ Command 0 NOP should be activated after Command 1 to minimize I_{DD_READ} current consumption.

⁷ P_{DISS} is calculated from $I_{DD} \times V_{DD} = 5$ V.

⁸ All dynamic characteristics use $V_{DD} = 5$ V.

INTERFACE TIMING CHARACTERISTICS

All input control voltages are specified with $t_R = t_F = 2.5$ ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Switching characteristics are measured using both $V_{DD} = 3$ V and 5 V.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INTERFACE TIMING						
SCL Clock Frequency	fscl				400	kHz
$t_{\mbox{\scriptsize BUF}}$ Bus-Free Time Between Stop and Start	t1		1.3			μs
$t_{\text{HD};\text{STA}}$ Hold Time (Repeated Start)	t ₂	After this period, the first clock pulse is generated.	0.6			μs
tLow Low Period of SCL Clock	t ₃		1.3			μs
t _{HIGH} High Period of SCL Clock	t ₄		0.6			μs
t _{SU;STA} Set-up Time for Start Condition	t ₅		0.6			μs
t _{HD;DAT} Data Hold Time	t ₆		0		0.9	μs
t _{su;DAT} Data Set-up Time	t ₇		100			ns
t _F Fall Time of Both SDA and SCL Signals	t ₈				300	ns
t _R Rise Time of Both SDA and SCL Signals	t9				300	ns
t _{su;sto} Set-up Time for Stop Condition	t ₁₀		0.6			μs
EEMEM Data Storing Time	teemem_store			26		ms
EEMEM Data Restoring Time at Power-On ²	t eemem_restore1	V_{DD} rise time dependent. Measure without decoupling capacitors at V_{DD} and $V_{\text{SS}}.$		300		μs
EEMEM Data Restoring Time upon Restore Command or Reset Operation ²	t _{eemem_restore2}	$V_{DD} = 5 V.$		300		μs
EEMEM Data Rewritable Time (Delay Time After Power-On or Reset Before EEMEM Can Be Written)	teemem_rewrite			540		μs
FLASH/EE MEMORY RELIABILITY						
Endurance ³			100			k cycle
Data Retention ⁴				100		Years

Table 3. Interface Timing and EEMEM Reliability Characteristics (All Parts)¹

¹ Guaranteed by design; not subject to production test. See Figure 23 for location of measured values.

² During power-up, all outputs are preset to midscale before restoring the EEMEM contents. RDAC0 has the shortest EEMEM data restoring time, whereas RDAC3 has the longest.
 ³ Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117, and measured at -40°C, +25°C, and +85°C; typical endurance at +25°C is 700,000 cycles.
 ⁴ Retention lifetime equivalent at junction temperature T_J = 55°C per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV derates with junction temperature in Flash/EE memory.

ABSOLUTE MAXIMUM RATINGS

Parameter	Rating
V _{DD} to GND	–0.3 V, +7 V
Vss to GND	+0.3 V, -7 V
V _{DD} to V _{SS}	7 V
V _A , V _B , V _W to GND	Vss, Vdd
Maximum Current	
I _{WB} , I _{WA} Pulsed	±20 mA
I_{WB} Continuous ($R_{WB} \le 1 \text{ k}\Omega$, A Open) ¹	±5 mA
I_{WA} Continuous ($R_{WA} \le 1 \text{ k}\Omega$, B Open) ¹	±5 mA
I _{AB} Continuous	±5 mA/±500 μA/
$(R_{AB} = 1 k\Omega/10 k\Omega/50 k\Omega/100 k\Omega)^{1}$	±100 μA/±50 μA
Digital Inputs and Output Voltage to GND	0 V, 7 V
Operating Temperature Range	–40°C to +85°C
Maximum Junction Temperature (T _{JMAX})	150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
TSSOP-14 Thermal Resistance ² θ _{JA}	136°C/W

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

¹ Maximum terminal current is bound by the maximum applied voltage across any two of the A, B, and W terminals at a given resistance, the maximum current handling of the switches, and the maximum power dissipation of the package. $V_{DD} = 5 V$.

² Package power dissipation = $(T_{JMAX} - T_A)/\theta_{JA}$.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





Figure 2	. Pin	Config	uratio


Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD}	Positive Power Supply Pin. Connect +2.7 V to +5 V for single supply or ±2.7 V for dual supply, where $V_{DD} - V_{SS} \le 5.5$ V. V_{DD} must be able to source 35 mA for 26 ms when storing data to EEMEM.
2	AD0	I ² C Device Address 0. AD0 and AD1 allow four AD5251/AD5252 devices to be addressed.
3	WP	Write Protect, Active Low. $V_{WP} \le V_{DD} + 0.3 V$.
4	W1	Wiper Terminal of RDAC1. $V_{SS} \le V_{W1} \le V_{DD}$. ¹
5	B1	B Terminal of RDAC1. $V_{SS} \le V_{B1} \le V_{DD}$. ¹
6	A1	A Terminal of RDAC1. $V_{SS} \le V_{A1} \le V_{DD}$. ¹
7	SDA	Serial Data Input/Output Pin. Shifts in one bit at a time upon positive clock edges. MSB loaded first. Open-drain MOSFET requires pull-up resistor.
8	Vss	Negative Supply. Connect to 0 V for single supply or -2.7 V for dual supply, where $V_{DD} - V_{SS} \le +5.5$ V. If V_{SS} is used in dual supply, V_{SS} must be able to sink 35 mA for 26 ms when storing data to EEMEM.
9	SCL	Serial Input Register Clock Pin. Shifts in one bit at a time upon positive clock edges. $V_{SCL} \le (V_{DD} + 0.3 V)$. Pull-up resistor is recommended for SCL to ensure minimum power.
10	DGND	Digital Ground. Connect to system analog ground at a single point.
11	AD1	I ² C Device Address 1. AD0 and AD1 allow four AD5251/AD5252 devices to be addressed.
12	A3	A Terminal of RDAC3. $V_{SS} \le V_{A3} \le V_{DD}$. ¹
13	B3	B Terminal of RDAC3. $V_{SS} \le V_{B3} \le V_{DD}$. ¹
14	W3	Wiper Terminal of RDAC3. $V_{SS} \le V_{W3} \le V_{DD}$. ¹


¹ For quad-channel device software compatibility, the dual potentiometers in the parts are designated as RDAC1 and RDAC3.

TYPICAL PERFORMANCE CHARACTERISTICS












Figure 11. AD5252 Rheostat Mode Tempco ΔR_{WB}/ΔT vs. Code




Figure 12. AD5252 Potentiometer Mode Tempco $\Delta V_{WB}/\Delta T$ vs. Code




Figure 13. AD5252 Gain vs. Frequency vs. Code, $R_{AB} = 1 k\Omega$, $T_A = 25^{\circ}C$








Figure 14. AD5252 Gain vs. Frequency vs. Code, $R_{AB} = 10 k\Omega$, $T_A = 25^{\circ}C$









03823-0-030












100










I²C INTERFACE

s



I²C INTERFACE GENERAL DESCRIPTION




Figure 26. I²C—Combined Write/Read

I²C INTERFACE DETAIL DESCRIPTION




Figure 27. Single Write Mode




Figure 28. Consecutive Write Mode

Table 6. Addresses for Writing Data Byte Contents to RDAC Registers $(R/W = 0, CMD/\overline{REG} = 0, EE/\overline{RDAC} = 0)$

A4	A3	A2	A1	A0	RDAC	Data Byte Description
0	0	0	0	0	Reserved	
0	0	0	0	1	RDAC1	6-/8-bit wiper setting (2 MSB of AD5251 are X)
0	0	0	1	0	Reserved	
0	0	0	1	1	RDAC3	6-/8-bit wiper setting (2 MSB of AD5251 are X)
0	0	1	0	0	Reserved	
:	:	:	:	:	:	
:	:	:	:	:	:	
0	1	1	1	1	Reserved	

RDAC/EEMEM Write

Setting the wiper position requires an RDAC write operation. The single write operation is shown in Figure 27, and the consecutive write operation is shown in Figure 28. In the consecutive write operation, if the RDAC is selected and the address starts at 00001, the first data byte goes to RDAC1 and the second data byte goes to RDAC3. The RDAC address is shown in Table 6.

While the RDAC wiper setting is controlled by a specific RDAC register, each RDAC register corresponds to a specific EEMEM location, which provides nonvolatile wiper storage functionality. The addresses are shown in Table 7. The single and consecutive write operations also apply to EEMEM write operations.

There are 12 nonvolatile memory locations: EEMEM4 to EEMEM15. Users can store a total of 12 bytes of information, such as memory data for other components, look-up tables, or system identification information.

In a write operation to the EEMEM registers, the device disables the I²C interface during the internal write cycle. Acknowledge polling is required to determine the completion of the write cycle. See the EEMEM Write-Acknowledge Polling section.

RDAC/EEMEM Read

The AD5251/AD5252 provide two different RDAC or EEMEM read operations. For example, Figure 29 shows the method of reading the RDAC0 to RDAC3 contents without specifying the address, assuming Address RDAC0 was already selected in the previous operation. If an RDAC_N address other than RDAC0 was previously selected, readback starts with Address N, followed by N + 1, and so on.

Figure 30 illustrates a random RDAC or EEMEM read operation. This operation allows users to specify which RDAC or EEMEM register is read by issuing a dummy write command to change the RDAC address pointer and then proceeding with the RDAC read operation at the new address location. Table 7. Addresses for Writing (Storing) RDAC Settings and User-Defined Data to EEMEM Registers (R/W = 0, CMD/REG = 0, EE/RDAC = 1)


()				- /	, ,		
A4	A3	A2	A1	A0	Data Byte Description		
0	0	0	0	0	Reserved		
0	0	0	0	1	Store RDAC1 setting to EEMEM1 ¹		
0	0	0	1	0	0 Reserved		
0	0	0	1	1	Store RDAC3 setting to EEMEM3 ¹		
0	0	1	0	0	Store user data to EEMEM4		
0	0	1	0	1	Store user data to EEMEM5		
0	0	1	1	0	Store user data to EEMEM6		
0	0	1	1	1	Store user data to EEMEM7		
0	1	0	0	0	Store user data to EEMEM8		
0	1	0	0	1	Store user data to EEMEM9		
0	1	0	1	0	Store user data to EEMEM10		
0	1	0	1	1	Store user data to EEMEM11		
0	1	1	0	0	Store user data to EEMEM12		
0	1	1	0	1	Store user data to EEMEM13		
0	1	1	1	0	Store user data to EEMEM14		
0	1	1	1	1	Store user data to EEMEM15		

Table 8. Addresses for Reading (Restoring) RDAC Settingsand User Data from EEMEM


$(R/\overline{W} = 1,$	$CMD/\overline{REG} = 0$	EE/RDAC = 1

A4	A3	A2	A1	A0	Data Byte Description		
0	0	0	0	0	Reserved		
0	0	0	0	1	Read RDAC1 setting from EEMEM1		
0	0	0	1	0	Reserved		
0	0	0	1	1	Read RDAC3 setting from EEMEM3		
0	0	1	0	0	Read user data from EEMEM4		
0	0	1	0	1	Read user data from EEMEM5		
0	0	1	1	0	Read user data from EEMEM6		
0	0	1	1	1	Read user data from EEMEM7		
0	1	0	0	0	0 Read user data from EEMEM8		
0	1	0	0	1	Read user data from EEMEM9		
0	1	0	1	0	Read user data from EEMEM10		
0	1	0	1	1	Read user data from EEMEM11		
0	1	1	0	0	Read user data from EEMEM12		
0	1	1	0	1	Read user data from EEMEM13		
0	1	1	1	0	Read user data from EEMEM14		
0	1	1	1	1	Read user data from EEMEM15		

¹ Users can store any of the 64 RDAC settings directly to the EEMEM for AD5251, or any of the 256 RDAC settings directly to the EEMEM for the AD5252. This is not limited to current RDAC wiper setting







RDAC/EEMEM Quick Commands

The AD5251/AD5252 feature 12 quick commands that facilitate easy manipulation of RDAC wiper settings and provide RDACto-EEMEM storing and restoring functions. The command format is shown in Figure 31, and the command descriptions are shown in Table 9.

When using a quick command, issuing a third byte is not needed, but is allowed. The quick commands reset and store RDAC to EEMEM require acknowledge polling to determine whether the command has finished executing.

R_{AB} Tolerance Stored in Read-Only Memory

The AD5251/AD5252 feature patented R_{AB} tolerances storage in the nonvolatile memory. The tolerance of each channel is stored in the memory during the factory production and can be read by users at any time. The knowledge of the stored tolerance, which is the average of R_{AB} over all codes (see Figure 16), allows users to predict R_{AB} accurately. This feature is valuable for precision, rheostat mode, and open-loop applications in which knowledge of absolute resistance is critical.

The stored tolerances reside in the read-only memory and are expressed as percentages. Each tolerance is stored in two memory locations (see Table 10). The tolerance data is expressed in sign magnitude binary format stored in two bytes; an example is shown in Figure 32. For the first byte in Register N, the MSB is designated for the sign (0 = + and 1 = -) and the 7 LSB is designated for the integer portion of the tolerance. For the second byte in Register N + 1, all eight data bits are designated

for the decimal portion of tolerance. As shown in Table 10 and Figure 32, for example, if the rated R_{AB} is 10 k Ω and the data readback from Address 11000 shows 0001 1100 and Address 11001 shows 0000 1111, then RDAC0 tolerance can be calculated as

$$\begin{split} MSB: 0 &= + \\ Next \ 7 \ MSB: \ 001 \ 1100 &= 28 \\ 8 \ LSB: \ 0000 \ 1111 &= 15 \times 2^{-8} &= 0.06 \\ Tolerance &= 28.06\% \ and, \ therefore, \\ R_{AB_ACTUAL} &= 12.806 \ k\Omega \end{split}$$

EEMEM Write-Acknowledge Polling

After each write operation to the EEMEM registers, an internal write cycle begins. The I²C interface of the device is disabled. To determine if the internal write cycle is complete and the I²C interface is enabled, interface polling can be executed. I²C interface polling can be conducted by sending a start condition, followed by the slave address and the write bit. If the I²C interface responds with an ACK, the write cycle is complete and the interface is ready to proceed with further operations. Otherwise, I²C interface polling can be repeated until it succeeds. Command 2 and Command 7 also require acknowledge polling.

EEMEM Write Protection

Setting the \overline{WP} pin to logic low after EEMEM programming protects the memory and RDAC registers from future write operations. In this mode, the EEMEM and RDAC read operations function as normal.

С3	C2	C1	С0	Command Description
0	0	0	0	NOP
0	0	0	1	Restore EEMEM (A1, A0) to RDAC (A1, A0) ¹
0	0	1	0	Store RDAC (A1, A0) to EEMEM (A1, A0)
0	0	1	1	Decrement RDAC (A1, A0) 6 dB
0	1	0	0	Decrement all RDACs 6 dB
0	1	0	1	Decrement RDAC (A1, A0) one step
0	1	1	0	Decrement all RDACs one step
0	1	1	1	Reset: restore EEMEMs to all RDACs
1	0	0	0	Increment RDACs (A1, A0) 6 dB
1	0	0	1	Increment all RDACs 6 dB
1	0	1	0	Increment RDACs (A1, A0) one step
1	0	1	1	Increment all RDACs one step
1	1	0	0	Reserved
:	:	:	:	:
:	:	:	:	:
1	1	1	1	Reserved

Table 9. RDAC-to-EEMEM Interface and RDAC Operation Quick Command Bits (CMD/ $\overline{\text{REG}}$ = 1, A2 = 0)

¹ This command leaves the device in the EEMEM read power state, which consumes power. Issue the NOP command to return the device to its idle state.

A4	A3	A2	A1	A0	Data Byte Description
0	0	0	0	0	Reserved
:	:	:	:	:	:
:	:	:	:	:	:
1	1	0	0	1	Reserved
1	1	0	1	0	Sign and 7-bit integer values of RDAC1 tolerance (read only)
1	1	0	1	1	8-bit decimal value of RDAC1 tolerance (read only)
1	1	1	0	0	Reserved
1	1	1	0	1	Reserved
1	1	1	1	0	Sign and 7-bit integer values of RDAC3 tolerance (read only)
1	1	1	1	1	8-bit decimal value of RDAC3 tolerance (read only)

Table 10. Address Table for Reading Tolerance (CMD/ $\overline{\text{REG}} = 0$, $\overline{\text{EE}/\text{RDAC}} = 1$, A4 = 1)




Figure 32. Format of Stored Tolerance in Sign Magnitude Format with Bit Position Descriptions (Unit Is Percent, Only Data Bytes Are Shown)

I²C-COMPATIBLE 2-WIRE SERIAL BUS




Figure 34. General I²C Read Pattern

The first byte of the AD5251/AD5252 is a slave address byte (see Figure 33 and Figure 34). It has a 7-bit slave address and an R/\overline{W} bit. The 5 MSB of the slave address is 01011, and the next 2 LSB is determined by the states of the AD1 and AD0 pins. AD1 and AD0 allow the user to place up to four AD5251/AD5252 devices on one bus.

AD5251/AD5252 can be controlled via an I²C-compatible serial bus and are connected to this bus as slave devices. The 2-wire I²C serial bus protocol (see Figure 33 and Figure 34) follows:

1. The master initiates a data transfer by establishing a start condition, such that SDA goes from high to low while SCL is high (see Figure 33). The following byte is the slave address byte, which consists of the 5 MSB of a slave address defined as 01011. The next two bits are AD1 and AD0, I²C device address bits. Depending on the states of their AD1 and AD0 bits, four AD5251/AD5252 devices can be addressed on the same bus. The last LSB, the R/W bit, determines whether data is read from or written to the slave device.

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is called an acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register.

2. In the write mode (except when restoring EEMEM to the RDAC register), there is an instruction byte that follows the slave address byte. The MSB of the instruction byte is labeled CMD/REG. MSB = 1 enables CMD, the command instruction byte; MSB = 0 enables general register writing. The third MSB in the instruction byte, labeled EE/RDAC, is true when MSB = 0 or when the device is in general writing mode. EE enables the EEMEM register, and REG enables the RDAC register. The 5 LSB, A4 to A0, designates

the addresses of the EEMEM and RDAC registers (see Figure 27 and Figure 28). When MSB = 1 or when the device is in CMD mode, the four bits following the MSB are C3 to C1, which correspond to 12 predefined EEMEM controls and quick commands; there are also four factoryreserved commands. The 3 LSB—A2, A1, and A0—are addresses, but only 001 and 011 are used for RDAC1 and RDAC3, respectively (see Figure 31). After acknowledging the instruction byte, the last byte in the write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 33).

- 3. In current read mode, the RDAC0 data byte immediately follows the acknowledgment of the slave address byte. After an acknowledgement, RDAC1 follows, then RDAC2, and so on. (There is a slight difference in write mode, where the last eight data bits representing RDAC3 data are followed by a no acknowledge bit.) Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 34). Another reading method, random read method, is shown in Figure 30.
- 4. When all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a low-to-high transition on the SDA line that occurs while SCL is high. In write mode, the master pulls the SDA line high during the 10th clock pulse to establish a stop condition (see Figure 33). In read mode, the master issues a no acknowledge for the ninth clock pulse, that is, the SDA line remains high. The master brings the SDA line low before the 10th clock pulse and then brings the SDA line high to establish a stop condition (see Figure 34).

THEORY OF OPERATION

The AD5251/AD5252 are dual-channel digital potentiometers in 1 k Ω , 10 k Ω , 50 k Ω , or 100 k Ω that allow 64/256 linear resistance step adjustments. The AD5251/AD5252 employ double-gate CMOS EEPROM technology, which allows resistance settings and user-defined data to be stored in the EEMEM registers. The EEMEM is nonvolatile, such that settings remain when power is removed. The RDAC wiper settings are restored from the nonvolatile memory settings during device power-up and can also be restored at any time during operation.

The AD5251/AD5252 resistor wiper positions are determined by the RDAC register contents. The RDAC register acts like a scratch-pad register, allowing unlimited changes of resistance settings. RDAC register contents can be changed using the device's serial I²C interface. The format of the data-words and the commands to program the RDAC registers are discussed in the I²C Interface Detail Description section.

The four RDAC registers have corresponding EEMEM memory locations that provide nonvolatile storage of resistor wiper position settings. The AD5251/AD5252 provide commands to store the RDAC register contents to their respective EEMEM memory locations. During subsequent power-on sequences, the RDAC registers are automatically loaded with the stored value.

Whenever the EEMEM write operation is enabled, the device activates the internal charge pump and raises the EEMEM cell gate bias voltage to a high level; this essentially erases the current content in the EEMEM register and allows subsequent storage of the new content. Saving data to an EEMEM register consumes about 35 mA of current and lasts approximately 26 ms. Because of charge-pump operation, all RDAC channels may experience noise coupling during the EEMEM writing operation.

The EEMEM restore time in power-up or during operation is about 300 μ s. Note that the power-up EEMEM refresh time depends on how fast V_{DD} reaches its final value. As a result, any supply voltage decoupling capacitors limits the EEMEM restore time during power-up. For example, Figure 20 shows a powerup profile of the V_{DD} where there is no decoupling capacitor and the applied power is a digital signal. The device initially resets the measured RDACs to midscale before restoring the EEMEM contents. The omission of the decoupling capacitors should only be considered when the fast restoring time is absolutely needed in the application. In addition, users should issue a NOP Command 0 immediately after using Command 1 to restore the EEMEM setting to RDAC, thereby minimizing supply current dissipation. Reading user data directly from EEMEM does not require a similar NOP command execution.

In addition to the movement of data between RDAC and EEMEM registers, the AD5251/AD5252 provide other shortcut commands that facilitate programming, as shown in Table 11.

Command	Description
0	NOP.
1	Restore EEMEM content to RDAC. Users should issue NOP immediately after this command to conserve power.
2	Store RDAC register setting to EEMEM.
3	Decrement RDAC 6 dB (shift data bits right).
4	Decrement all RDACs 6 dB (shift all data bits right).
5	Decrement RDAC one step.
6	Decrement all RDACs one step.
7	Reset EEMEM contents to all RDACs.
8	Increment RDAC 6 dB (shift data bits left).
9	Increment all RDACs 6 dB (shift all data bits left).
10	Increment RDAC one step.
11	Increment all RDACs one step.
12 to 15	Reserved.

Table 11. Quick Commands

LINEAR INCREMENT/DECREMENT COMMANDS

The increment and decrement commands (10, 11, 5, and 6) are useful for linear step-adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send just an increment or decrement command to the AD5251/AD5252. The adjustments can be directed to a single RDAC or to all four RDACs.

±6 dB ADJUSTMENTS (DOUBLING/HALVING WIPER SETTING)


The AD5251/AD5252 accommodate ±6 dB adjustments of the RDAC wiper positions by shifting the register contents to left/right for increment/decrement operations, respectively. Command 3, Command 4, Command 8, and Command 9 can be used to increment or decrement the wiper positions in 6 dB steps synchronously or asynchronously.


Incrementing the wiper position by +6 dB essentially doubles the RDAC register value, whereas decrementing the wiper position by -6 dB halves the register content. Internally, the AD5251/AD5252 use shift registers to shift the bits left and right to achieve a \pm 6 dB increment or decrement. The maximum number of adjustments is nine and eight steps for incrementing from zero scale and decrementing from full scale, respectively. These functions are useful for various audio/video level adjustments, especially for white LED brightness settings in which human visual responses are more sensitive to large adjustments than to small adjustments.

DIGITAL INPUT/OUTPUT CONFIGURATION

SDA is a digital input/output with an open-drain MOSFET that requires a pull-up resistor for proper communication. On the other hand, SCL and \overline{WP} are digital inputs for which pull-up resistors are recommended to minimize the MOSFET crossconduction current when the driving signals are lower than V_{DD} . SCL and \overline{WP} have ESD protection diodes, as shown in Figure 35 and Figure 36.

 $\overline{\text{WP}}$ can be permanently tied to V_{DD} without a pull-up resistor if the write-protect feature is not used. If $\overline{\text{WP}}$ is left floating, an internal current source pulls it low to enable write protection. In applications in which the device is programmed infrequently, this allows the part to default to write-protection mode after any one-time factory programming or field calibration without using an on-board pull-down resistor. Because there are protection diodes on all inputs, the signal levels must not be greater than V_{DD} to prevent forward biasing of the diodes.





GND Figure 36. Equivalent WP Digital Input

MULTIPLE DEVICES ON ONE BUS

The AD5251/AD5252 are equipped with two addressing pins, AD1 and AD0, that allow up to four AD5251/AD5252 devices to be operated on one I²C bus. To achieve this result, the states of AD1 and AD0 on each device must first be defined. An example is shown in Table 12 and Figure 37. In I²C programming, each device is issued a different slave address—01011(AD1)(AD0)—to complete the addressing.

Table 12.	Multiple	Devices	Addressing
I ubic I Z.	multiple	Devices	ruurcoomg

- ·····				
AD1	AD0	Device Addressed		
0	0	U1		
0	1	U2		
1	0	U3		
1	1	U4		




Figure 37. Multiple AD5251/AD5252 Devices on a Single Bus

TERMINAL VOLTAGE OPERATION RANGE

The AD5251/AD5252 are designed with internal ESD diodes for protection; these diodes also set the boundaries for the terminal operating voltages. Positive signals present on Terminal A, Terminal B, or Terminal W that exceed V_{DD} are clamped by the forward-biased diode. Similarly, negative signals on Terminal A, Terminal B, or Terminal W that are more negative than V_{SS} are also clamped (see Figure 38). In practice, users should not operate V_{AB}, V_{WA}, and V_{WB} to be higher than the voltage across V_{DD} to V_{SS}, but V_{AB}, V_{WA}, and V_{WB} have no polarity constraint.




Figure 38. Maximum Terminal Voltages Set by V_{DD} and V_{SS}

POWER-UP AND POWER-DOWN SEQUENCES

Because the ESD protection diodes limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 38), it is important to power on V_{DD}/V_{SS} before applying any voltage to these terminals. Otherwise, the diodes are forward biased such that V_{DD}/V_{SS} are powered unintentionally and may affect the user's circuit. Similarly, V_{DD}/V_{SS} should be powered down last. The ideal power-up sequence is in the following order: GND, V_{DD} , V_{SS} , digital inputs, and $V_A/V_B/V_W$. The order of powering V_A , V_B , V_W , and the digital inputs is not important, as long as they are powered after V_{DD}/V_{SS} .

LAYOUT AND POWER SUPPLY BIASING

It is always a good practice to employ a compact, minimum lead-length layout design. The leads to the input should be as direct as possible, with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors. Low equivalent series resistance (ESR) 1 μ F to 10 μ F tantalum or electrolytic capacitors should be applied at the supplies to minimize any transient disturbance and filter low frequency ripple. Figure 39 illustrates the basic supply-bypassing configuration for the AD5251/AD5252.




Figure 39. Power Supply-Bypassing Configuration

The ground pin of the AD5251/AD5252 is used primarily as a digital ground reference. To minimize the digital ground bounce, the AD5251/AD5252 ground terminal should be joined remotely to the common ground (see Figure 39).

DIGITAL POTENTIOMETER OPERATION

The structure of the RDAC is designed to emulate the performance of a mechanical potentiometer. The RDAC contains a string of resistor segments with an array of analog switches that act as the wiper connection to the resistor array. The number of points is the resolution of the device. For example, the AD5251/AD5252 emulate 64/256 connection points with 64/256 equal resistance, Rs, allowing them to provide better than 1.5%/0.4% resolution.

Figure 40 provides an equivalent diagram of the connections between the three terminals that make up one channel of the RDAC. Switches SW_A and SW_B are always on, but only one of switches SW(0) to SW(2^{N-1}) can be on at a time (determined by the setting decoded from the data bit). Because the switches are nonideal, there is a 75 Ω wiper resistance, R_w. Wiper resistance is a function of supply voltage and temperature: Lower supply voltages and higher temperatures result in higher wiper resistances. Consideration of wiper resistance dynamics is important in applications in which accurate prediction of output resistance is required.




Figure 40. Equivalent RDAC Structure

PROGRAMMABLE RHEOSTAT OPERATION

If either the W-to-B or W-to-A terminal is used as a variable resistor, the unused terminal can be opened or shorted with W; such operation is called rheostat mode (see Figure 41). The resistance tolerance can range $\pm 20\%$.




Figure 41. Rheostat Mode Configuration

The nominal resistance of the AD5251/AD5252 has 64/256 contact points accessed by the wiper terminal, plus the B terminal contact. The 6-/8-bit data-word in the RDAC register is decoded to select one of the 64/256 settings. The wiper's first connection starts at the B terminal for Data 0x00. This B terminal connection has a wiper contact resistance, R_W, of 75 Ω , regardless of the nominal resistance. The second connection (the AD5251 10 k Ω part) is the first tap point where R_{WB} = 231 Ω (R_{WB} = R_{AB}/64 + R_W = 156 Ω + 75 Ω) for Data 0x01, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at R_{WB} = 9893 Ω . See Figure 40 for a simplified diagram of the equivalent RDAC circuit.

The general equation that determines the digitally programmed output resistance between W and B is


AD5251:
$$R_{WB}(D) = (D/64) \times R_{AB} + 75 \Omega$$
 (1)

AD5252:
$$R_{WB}(D) = (D/256) \times R_{AB} + 75 \Omega$$
 (2)

where:

D is the decimal equivalent of the data contained in the RDAC latch.

 R_{AB} is the nominal end-to-end resistance.



Since the digital potentiometer is not ideal, a 75 Ω finite wiper resistance is present that can easily be seen when the device is programmed at zero scale. Because of the fine geometric and interconnects employed by the device, care should be taken to limit the current conduction between W and B to no more than ±5 mA continuous for a total resistance of 1 k Ω or a pulse of ±20 mA to avoid degradation or possible destruction of the device. The maximum dc current for AD5251 and AD5252 are shown in Figure 21and Figure 22, respectively.

Similar to the mechanical potentiometer, the resistance of the RDAC between Wiper W and Terminal A also produces a digitally controlled complementary resistance, R_{WA} . When these terminals are used, the B terminal can be opened. The R_{WA} starts at a maximum value and decreases as the data loaded into the latch increases in value (see Figure 42). The general equation for this operation is

AD5251:
$$R_{WA}(D) = [(64 - D)/64] \times R_{AB} + 75 \Omega$$
 (3)

AD5252:
$$R_{WA}(D) = [(256 - D)/256] \times R_{AB} + 75 \Omega$$
 (4)

The typical distribution of R_{AB} from channel-to-channel matches is about ±0.15% within a given device. On the other hand, device-to-device matching is process-lot dependent with a ±20% tolerance.

PROGRAMMABLE POTENTIOMETER OPERATION

If all three terminals are used, the operation is called potentiometer mode (see Figure 43); the most common configuration is the voltage divider operation.




Figure 43. Potentiometer Mode Configuration

If the wiper resistance is ignored, the transfer function is simply

AD5251:
$$V_W = \frac{D}{64} \times V_{AB} + V_B$$
(5)

AD5252:
$$V_W = \frac{D}{256} \times V_{AB} + V_B \tag{6}$$

A more accurate calculation that includes the wiper resistance effect is

$$V_{W}(D) = \frac{\frac{D}{2^{N}}R_{AB} + R_{W}}{R_{AB} + 2R_{W}}V_{A}$$
(7)

where 2^N is the number of steps.

Unlike in rheostat mode operation, where the tolerance is high, potentiometer mode operation yields an almost ratiometric function of $D/2^N$ with a relatively small error contributed by the R_w terms. Therefore, the tolerance effect is almost cancelled. Similarly, the ratiometric adjustment also reduces the temperature coefficient effect to 50 ppm/°C, except at low value codes where R_w dominates.

Potentiometer mode operations include other applications, such as op amp input, feedback-resistor networks, and other voltage-scaling applications. The A, W, and B terminals can, in fact, be input or output terminals, provided that $|V_A|$, $|V_W|$, and $|V_B|$ do not exceed V_{DD} to V_{SS} .

APPLICATIONS LCD PANEL VCOM ADJUSTMENT

Large LCD panels usually require an adjustable V_{COM} voltage centered around 6 V to 8 V with ±1 V swing and small steps adjustment. This example represents common DAC applications where the window of adjustments is small and centered at any level. High voltage and high resolution DACs can be used, but it is far more cost-effective to use low voltage digital potentiometers with level shifting, such as the AD5251 or AD5252, to achieve the objective.

Assume a V_{COM} voltage requirement of 6 V ± 1 V with a ±20 mV step adjustment, as shown in Figure 44. The AD5252 can be configured in voltage divider mode with an op amp gain. With ±20% tolerance accounted for by the AD5252, this circuit can still be adjusted from 5 V to 7 V with an 8 mV/step in the worst case.




Figure 44. Apply 5 V Digital Potentiometer AD5251 in a 6 V \pm 1 V Application


CURRENT-SENSING AMPLIFIER

The dual-channel, synchronous update, and channel-to-channel resistance matching characteristics make the AD5251/AD5252 suitable for current-sensing applications, such as LED brightness control. In the circuit shown in Figure 45, when RDAC1 and RDAC3 are programmed to the same settings, it can be shown that

$$V_{o} = \frac{D}{2^{N} - D} \left(V_{2} - V_{1} \right) + V_{REF}$$
(8)

As a result, the current through a sense resistor connected between V_1 and V_2 can be determined.

The circuit can be programmed for use with systems that require different sensitivities. If the op amp has very low offset and low bias current, the major source of error comes from the digital potentiometer channel-to-channel resistance mismatch, which is typically 0.15%. The circuit accuracy is about 9 bits, which is adequate for LED control and other general-purpose applications.



ADJUSTABLE HIGH POWER LED DRIVER

Figure 46 shows a circuit that can drive three or four high power LEDs. The ADP1610 is an adjustable boost regulator that provides adequate headroom and current for the LEDs. Because its FB pin voltage is 1.2 V, the digital potentiometer AD5252 and the op amp form an average gain of 12 feedback networks that servo the sensing and feedback voltages. As a result, the voltage across R_{SET} is regulated around 0.1 V, depending on the AD5252's setting. An adjustable LED current is

$$I_{LED} = \frac{V_{R_{SET}}}{R_{SET}}$$
(9)

R_{SET} should be small enough to conserve power, but large enough to limit the maximum LED current. R3 should be used in parallel with the AD5252 to limit the LED current to an achievable range.





Figure 46. High Power, Adjustable LED Driver

OUTLINE DIMENSIONS



(RU-14) Dimensions shown in millimeters

ORDERING GUIDE

	_		Temperature		Package	Ordering
Model ¹	Step	R _{AB} (kΩ)	Range (°C)	Package Description	Option	Quantity
AD5251BRU1	64	1	-40 to +85	14-Lead TSSOP	RU-14	96
AD5251BRU1-RL7	64	1	-40 to +85	14-Lead TSSOP	RU-14	1,000
AD5251BRUZ1 ²	64	1	-40 to +85	14-Lead TSSOP	RU-14	96
AD5251BRU10	64	10	-40 to +85	14-Lead TSSOP	RU-14	96
AD5251BRU10-RL7	64	10	-40 to +85	14-Lead TSSOP	RU-14	1,000
AD5251BRUZ10 ²	64	10	-40 to +85	14-Lead TSSOP	RU-14	96
AD5251BRU50	64	50	-40 to +85	14-Lead TSSOP	RU-14	96
AD5251BRU50-RL7	64	50	-40 to +85	14-Lead TSSOP	RU-14	1,000
AD5251BRUZ50 ²	64	50	-40 to +85	14-Lead TSSOP	RU-14	96
AD5251BRU100	64	100	-40 to +85	14-Lead TSSOP	RU-14	96
AD5251BRU100-RL7	64	100	-40 to +85	14-Lead TSSOP	RU-14	1,000
AD5251BRUZ100 ²	64	100	-40 to +85	14-Lead TSSOP	RU-14	96
AD5251EVAL	64	10		Evaluation Board		1
AD5252BRU1	256	1	-40 to +85	14-Lead TSSOP	RU-14	96
AD5252BRU1-RL7	256	1	-40 to +85	14-Lead TSSOP	RU-14	1,000
AD5252BRUZ1 ²	256	1	-40 to +85	14-Lead TSSOP	RU-14	96
AD5252BRUZ1-RL7 ²	256	1	-40 to +85	14-Lead TSSOP	RU-14	1,000
AD5252BRU10	256	10	-40 to +85	14-Lead TSSOP	RU-14	96
AD5252BRU10-RL7	256	10	-40 to +85	14-Lead TSSOP	RU-14	1,000
AD5252BRUZ10 ²	256	10	-40 to +85	14-Lead TSSOP	RU-14	96
AD5252BRUZ10-RL7 ²	256	10	-40 to +85	14-Lead TSSOP	RU-14	1,000
AD5252BRU50	256	50	-40 to +85	14-Lead TSSOP	RU-14	96
AD5252BRU50-RL7	256	50	-40 to +85	14-Lead TSSOP	RU-14	1,000
AD5252BRUZ50 ²	256	50	-40 to +85	14-Lead TSSOP	RU-14	96
AD5252BRUZ50-RL7 ²	256	50	-40 to +85	14-Lead TSSOP	RU-14	1,000
AD5252BRU100	256	100	-40 to +85	14-Lead TSSOP	RU-14	96
AD5252BRU100-RL7	256	100	-40 to +85	14-Lead TSSOP	RU-14	1,000
AD5252BRUZ100 ²	256	100	-40 to +85	14-Lead TSSOP	RU-14	96
AD5252BRUZ100-RL7 ²	256	100	-40 to +85	14-Lead TSSOP	RU-14	1,000
AD5252EVAL	256	10		Evaluation Board		1

¹ In the package marking, Line 1 shows the part number. Line 2 shows the branding information, such that B1 = 1 kΩ, B10 = 10 kΩ, and so on. There is also a "#" marking for the Pb-free part. Line 3 shows the date code in YYWW. ² Z = Pb-free part.

NOTES

Purchase of licensed I²C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

© 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D03823-0-9/05(A)



www.analog.com

Rev. A | Page 28 of 28